We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45733

Virtex-6 FPGA Integrated Block Wrapper for PCI Express - Resolved issues in v2.5


This article contains issues resolved in theVirtex-6 FPGA Integrated Block v2.5 Wrapper for PCI Express that are alsolisted in the readme.txt file that accompanies this version of the core. These are issues that were fixed as part of the update from the previous version of the core.

For other known and resolved issues that may not be in this list see(Xilinx Answer 45723)


Resolved Issues

  • CR 612527: m_axis_rx_tuser bits not defined in User Guide
  • CR 612514: m_axis_rx_tuser bits incorrectly referenced in User Guide
  • CR 593920: User Guide incorrectly states legacy interrupts set the Interrupt Status bit
  • CR 615840: Multi-cycle, Non Straddled SOF Scenario is incorrectly shown in User Guide
  • CR 615840: Synplify default constraints invalid

Revision History
01/18/2012 - Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
45723 Virtex-6 FPGA Integrated Block for PCI Express - Release Notes and Known Issues for all AXI Interface Versions N/A N/A
AR# 45733
Date Created 01/09/2012
Last Updated 05/20/2012
Status Active
Type Release Notes
  • Virtex-5 Endpoint Block Plus Wrapper for PCI Express ( PCIe )