We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45740

MIG Spartan-6 MCB DDR2 - Example design exhibits data errors when using 6 or 4 ports


Version Found: MIG v3.9

Version Resolved: Not to fix

When running the MIG Spartan-6 FPGA MCB DDR2 Example Design in hardware, read data errors occur.

This issue occurs when running the memory interface at 250 MHz and the user interface at 100 MHz if the number of ports is more than 2.

If the memory interface and user interface are both run at 125 MHz, no error is seen.

This issue is only seen in hardware; simulation runs successfully.


The issue occurs during a long burst of read commands.

The Traffic Generator incorrectly sends out read commands even when read FIFO is full. This is an issue with the Traffic Generator in MIG 3.9.

To work around this issue, use the Traffic Generator from a previous version of MIG. MIG 3.4 is known to work around this issue properly.

The issue remain in ISE 14.7 (v3.92)

AR# 45740
Date Created 01/10/2012
Last Updated 03/25/2016
Status Active
Type General Article
  • Spartan-6
  • MIG Virtex-6 and Spartan-6