UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45815

13.4 PlanAhead - The pinout LOC constraints defined in the UCF are not shown in the site column of the I/O Port window in PlanAhead 13.x

Description

The pinout LOC constraints defined in the UCF are not shown in the site column of the I/O Port window in PlanAhead tool 13.x.These were shown inPlanAhead tool 12.4. Why is that?

Even though the LOC constraints are not shown in the PlanAhead views, they do appear to be used in the implementation flow.

Solution

In PlanAhead 13.3 the netlisting phase separated a terminal and a connecting net as two separate objects. Therefore, if the LOC constraint did not match the terminal name, no association was made to the LOC constraint.

This issue has been corrected in PlanAhead tool 14.1.

AR# 45815
Date Created 01/13/2012
Last Updated 09/05/2012
Status Active
Type Known Issues
Devices
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-6Q
Tools
  • PlanAhead - 13.3