We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45857

What are the SecureIP models and where do I find them for primitives within ISE?


Is there a list of what models are SecureIP?

Where are SecureIP models located within the ISE install tree?


The SecureIP Library Models are simulation models that are encrypted for security reasons. These models are written in VHDL, but are available for use in Verilog and VHDL simulation without the requirement of multi-language licenses.

There are two sets of models available: one for functional simulation (UNISIMS), and one for gate level and timing simulation (SIMPRIMS). These models are locatedunder the Xilinx installation area in the following locations respectively:

  • (Xilinx Install)/ISE_DS/ISE/vhdl/src/unisims/secureip
  • (Xilinx Install)/ISE_DS/ISE/vhdl/src/simprims/secureip

The UNISIM models are simulation independent, while the SIMPRIM models contain versions for ModelSim and all other tools.

For more information, see the Synthesis and Simulation Guide:

The list of SecureIP models provided are dependent upon the devices supported in that release. Please see the appropriate location for the UNISIM and SIMPRIM models for a complete list of currently supported models in that release.

AR# 45857
Date Created 01/30/2012
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3
  • ISE Design Suite - 13.4