UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45870

ISE 13.4 BitGen - Unexpectedly long delay through input when using low voltage standard on 7 series FPGAs

Description

In Kintex-7 FPGA using 13.4 and lower software versions, there is an input timing issue when only assigning 1.2, 1.5, or 1.8V inputs into a bank. When only inputs are placed in the bank, a bit is not set properly to configure the input receivers. Therefore, a delay of ~20ns through the input buffer exists at 1.2V. At voltages of 1.5 and 1.8 the delay is much shorter, but still does not meet the data sheet numbers.

Solution


To work around this issue, instantiate an output buffer of the same voltage as the inputs in the bank.

If placing an output buffer in the same bank is not an option, please contact Xilinx Technical Support for assistance.
AR# 45870
Date Created 01/17/2012
Last Updated 05/27/2014
Status Active
Type General Article
Devices
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT
  • Artix-7
Tools
  • ISE Design Suite - 13.4