^

AR# 45938 System Generator for DSP v13.4 - Patch Update for designs that have the FIR Compiler v6.3 which crash

This answer record contains patch updates for theSystem Generator for DSP v13.4, which deals withthe conditions in which adesign with FIR Compiler v6.3 may crash.

System Generator for DSP designs containing the FIR Compiler V6.3 block with certain configurations may experienceInternal Block Errors or may cause MATLAB to crash. This can occur under two conditions.

1. When using a FIR Compiler v6.3 for both interpolation and decimation filters and Windows NT/NT64.
2.When using a FIR Compiler v6.3 along with another high-level IP (e.g. FIR Compiler v5.0), there is a crash. This is observed when the System Generator installation is present at a read-only location (e.g Linux installation).

The patch can be downloaded at:http://www.xilinx.com/txpatches/pub/swhelp/ise13_updates/ar45938_sysgen_ise13_4.zip

Installation and Use:

Prior to installing the update, you must install the latest ISE Design Suite release of13.4, as required by the patch. The ISE Design Suite release can be obtained from the following link, if needed: http://www.xilinx.com/support/download/index.htm

Install the patch by extracting the contents of the ZIP archive to the root directory of XILINX (Xilinx ISE software installation), or your MYXILINX environment variable. Select the option that allows the extractor to overwrite all of the existing files and maintain the directory structure predefined in the archive.

For information on finding the Xilinx install and using the environment variable, see (Xilinx Answer 11630).

For information on using the MYXILINX environment variable, see (Xilinx Answer 2493).

NOTE: If you do not have write permissions to the Xilinx Install directory, or cannot use the MYXILINX option, you might be required to have a system administrator install the patch.

You can determine if the patch has been properly installed by checking to see if RevX (where X is the patch number) is listed in the Description field, when the core is selected in the CORE Generator tool.

For System Generator for DSP Release Notes from other versions, see (Xilinx Answer 29595).

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
29595 Xilinx DSP Tools, System Generator for DSP, and AccelDSP Synthesis Tool - Release Notes and Known Issues N/A N/A
AR# 45938
Date Created 02/13/2012
Last Updated 05/20/2012
Status Active
Type Known Issues
Tools
  • System Generator for DSP - 13.3
  • System Generator for DSP - 13.4
Feed Back