UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 45942

14.x Timing - Unable to remove path from PAD to BUFPLL unconstraint section

Description

I attempted to remove a path from PAD to BUFPLL from the Unconstraint section of the Timing Report; I applied a TPSYNC constraint on the BUFPLL component. This additional constraint was ignored and the path is still "Unconstrained."

How do I remove this path from the Unconstrained Path Report?

Solution

The full clock path must be placed in the FROM:TO statement to remove it from the Unconstrained Path Report.

AR# 45942
Date Created 11/12/2012
Last Updated 01/17/2013
Status Active
Type General Article
Tools
  • ISE Design Suite - 13.4
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • More
  • ISE Design Suite - 13.3
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.3
  • ISE Design Suite - 14.4
  • Less