This answer record provides guidance and information on what you should know about FPGA fabric configuration and setup for 7 series FPGAs.
NOTE: This answer record is part of the Xilinx 7 Series FPGA Solution Center (Xilinx Answer 46370). The Xilinx 7 Series FPGA Solution Center is available to address all questions related to 7 series devices. Whether you are starting a new design with 7 series FPGAs or troubleshooting a problem, use the 7 Series FPGA Solution Center to guide you to the right information.
When coding for a 7 series FPGA designs, you should follow the coding guidelines shown in the language templates and also the recommendations for coding practices discussed in the HDL Coding Practices to Accelerate Design Performance White Paper (WP231): http://www.xilinx.com/support/documentation/white_papers/wp231.pdf
Follow the recommendations mentioned inthe HDL Coding Practices to Accelerate Design Performance White Paper (WP231) so that the software tools optimally utilize the FPGA fabric. You can also refer to the following answer records for more information on coding methods that can help optimize performance and reduce the amount of logic used in a design:(Xilinx Answer 46509) - Utilizing distributed memory in fabric