UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46517

7 Series FPGA Design Assistant - Designing for I/O, PCIe, EMAC, DSP, and XADC in 7 Series FPGAs

Description

The following answer record points you to the information required for designing an I/O interface, PCIe, EMAC, DSP and XADC in 7 Series FPGAs.

NOTE: This Answer Record is part of the Xilinx 7 Series FPGA Solution Center (Xilinx Answer 46370). The Xilinx 7 Series FPGA Solution Center is available to address all questions related to 7 Series devices. Whether you are starting a new design with 7 Series FPGAs or troubleshooting a problem, use the 7 Series FPGA Solution Center to guide you to the right information.

Solution

Please refer to the following Solution Center Answer Records and User Guides which provide more information when designing for a I/O interface, PCIe, EMAC, DSP, or XADC design.

Linked Answer Records

Associated Answer Records

AR# 46517
Date Created 03/20/2012
Last Updated 02/07/2013
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7