UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46521

MIG 7 Series - Hardware Validation for Memory Interfaces on 7 Series FPGA General Engineering Sample (ES) Devices

Description

This answer record includes the list of MIG 7 Series IP which have been hardware validated on 7 Series FPGA General Engineering Sample (ES) devices.

Please check the errata document which accompanies the devices to see if this item applies to the devices you have received.

Solution

Type Condition Bank
DDR3 DIMM and Component Single Rank HP & HR
QDRII+ Component Single Rank HP & HR
RLDRAMII
Component Single Rank
HP & HR
DDR2 DIMM and Component Single Rank HP & HR







Revision History

05/01/2012 - Updated to include all 7 series
04/23/2012 - Updated to include QDRII+ Component HR Bank and DDR2 Component Single Rank HP Bank
03/05/2012 - Updated DIMM/COMP SR table
02/28/2012 - Initial Release

AR# 46521
Date Created 02/27/2012
Last Updated 09/05/2012
Status Active
Type General Article
Devices
  • Virtex-7
  • Kintex-7
IP
  • MIG 7 Series