We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46635

AutoESL - Simple System Generator and AutoESL Integration Costas Loop Example


The attached reference design is an example to show the flow to integrate HDL generated with the AutoESL tool from a C++ source into a System Generator design using the Blackbox flow.

The System Generator design is the demo design Costas Loop. A simple complex multiplier module has been written in C and synthesized with AutoESL with simple interfaces and zero latency. In this case, the design cannot afford to have any sample delay in the path.

The System Generator design incorporates the HDL modules using the HDL Blackbox flow.

Design Languages (HDL/SW): System Generator, AutoESL


Design Reference Document:

One ZIP file is included, and within the ZIP file under the 'costas_loop' directory there is an AutoESL project and a System Generator project. The System Generator project includes the model and a config.m file (cmplx_mult_top_config.m) that links the blockbox component in System Generator to the VHDL source.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47431 Xilinx Vivado HLS Solution Center - Design Assistant N/A N/A
AR# 46635
Date Created 06/04/2012
Last Updated 11/29/2012
Status Active
Type General Article
  • AutoESL - 2011.4
  • AutoESL - 2011.3
  • AutoESL - 2011.4.2
  • AutoESL - 2012.1