We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46718

PlanAhead - Multiple synthesis and implementation runs are not handled independently when adding the ChipScope tool


The PlanAhead tool projects can contain multiple "synth_##", and under each synthesis run one can have multiple "impl_##" runs as well. Modifications made in the netlist design of one "synth_##" run should not affect "impl_##" of another "synth_##" run.

For example, the project looks as follows:


  • impl_1
  • impl_2


  • impl_3
  • impl_4


  • impl_5
  • impl_6

If the ChipScope tool is added into the synth_1 netlist design, then impl_1 and impl_2 should contain the ChipScope tool. However, impl_3 and impl_4 should not. This is not the case, the impl_3/_4/_5 and _6 all see the ChipScope tool included.

Why does this happen?


The PlanAhead tool has not been programmed to support this flow correctly. This functionality will be supported in the Vivado tool.

To work around this issue in the PlanAhead tool, use separate projects as opposed to multiple synthesis runs.

AR# 46718
Date Created 05/07/2012
Last Updated 11/04/2013
Status Active
Type Known Issues
  • PlanAhead - 13.4
  • PlanAhead - 14.1