UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46726

v 2.03a – AXI_IIC – How to determine the frequency of SCL?

Description

I am using the IIC core.

How can I determine the frequency of SCL?

Solution

The SCL frequency is configurable. 

 

Based on the frequency configuration, IIC master generates the required frequency.

 

The clock is based on setup/hold/low_time/high_time spec timings and is generated as per IIC protocol.

 

The clock generation is done via state-machine.

 

For an XPS based I2C controller the statemachine is available in iic_control.vhd ($EDK_Install\hw\XilinxProcessorIPLib\pcores\xps_iic_vx_xx_a\hdl\vhdl).

 

For a Vivado based I2C controller the statemachine is available in iic_control.vhd ($Vivado_Install\data\ip\xilinx\axi_iic_v2_0\hdl\src\vhdl).

AR# 46726
Date Created 03/07/2012
Last Updated 03/03/2015
Status Active
Type General Article
IP
  • XPS IIC Bus Interface
  • AXI IIC Bus Interface