We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 46866

MIG 7 Series v1.4 DDR2/DDR3 - Traffic generator flags data errors incorrectly


MIG 7 Series v1.4 DDR2/DDR3 traffic generator might show false data errors in hardware and when END_ADDRESS is higher than 0x00000000_ffffffff.


To ensure reliable data comparison and avoid false errors, the end address logic has now been updated and the error_byte and error_bit signals have been registered. These fixesare going to beincluded in the 14.1 software release.

In the meantime, the tactical patch is available for download at:

To install the patch, extract the contents of "ar46866_rev1.zip" to the ./example_design/rtl/traffic_gen directory of the generated MIG 7 Series design (e.g., C:\my_ddr_design\example_design\rtl\traffic_gen).

NOTE: The MIG core must be generated first (prior to installing the tactical patch), otherwise the patch files will be overwritten.

Revision History

03/16/2012 - Initial release of tactical patch
AR# 46866
Date Created 03/16/2012
Last Updated 10/16/2012
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT
  • MIG 7 Series