We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47094

ChipScope - ERROR:HDLCompiler:1318 - when generating ILA for 7 Series XQ


When generating an ILA core for 7 Series XQ and low power XQ devices with sample data depth larger the 32768, an error message similar to the followingwill occur:

ERROR:sim - Failed to generate 'chipscope'. XST failed for chipscope.
ERROR:HDLCompiler:1318 - ".../virtex7_xq/tc_010/input/tmp/_cg/_bbx/chipscope_ila_v1_05_a/ila_cap_storage.vhd" Line 223: Left bound value <111> of slice is out of range [-1:0] of array


The current workaround for this issue is to use a sample data depth no larger than 32767.
AR# 47094
Date Created 04/04/2012
Last Updated 12/15/2012
Status Active
Type General Article
  • Kintex-7
  • Virtex-7
  • Artix-7