We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47106

13.4 System Generator for DSP - Why do I see inccorrect result in hardware when using the CORDIC divider


I am using a CORDIC DIVIDER in my System Generator design.
The Simulink simulation appears to be correct.

However in Hardware it produces the incorrect result.


The problem is due to a known issue in XST 13.4 where hierarchy is not preserved.

To work around the problem, set KEEP_Hierarchy to YES in XST properties and then set the ignore hierarchy property in MAP properties.

Note: this issue will not be resolved in ISE as a work-around exists.

AR# 47106
Date Created 04/03/2012
Last Updated 02/18/2015
Status Active
Type General Article
  • System Generator for DSP - 13.4
  • ISE Design Suite - 13.4
  • System Generator for DSP - 13.3
  • More
  • System Generator for DSP - 13.2
  • System Generator for DSP - 13.1
  • System Generator for DSP - 14
  • Less