UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47248

Design Advisory for the Kintex-7 FPGA - XC7K325T CES9937 Initial Engineering Sample (IES) supported in ISE 13.4 only

Description

This answer recordhighlights important requirements for the Kintex-7 FPGAInitial Engineering Sample (ES) program related to software and IP.The answer recordis specifically relevant to designs targeting the XC7K325T CES9937 Initial ES FPGA devices.Additional silicon limitations might exist, so please reference the 7 Series Errata found on xilinx.com. For software and IP relatedadditional known issues, please see (Xilinx Answer 43347) Kintex-7 FPGA Initial Engineering Sample (ES) - Known Issues Master Answer Record.

Solution

Design toolsand IP support for theXC7K325T CES9937 in the Initial ES program is limited to ISE Design Suite 13.4. Customers using later releases of the design toolsfor XCK325T designsmusttarget Kintex-7 General ES or Production devices.
AR# 47248
Date Created 05/04/2012
Last Updated 05/16/2012
Status Active
Type Design Advisory
Devices
  • Kintex-7
Tools
  • ISE Design Suite - 13.4
  • ISE Design Suite - 14.1
IP
  • MIG 7 Series