UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47341

7 series Integrated Block Wrapper for PCI Express v1.3 - m_axis_rx_tlast never assert on 128-bit interface GEN2 x8 core

Description

Why is m_axis_rx_tlast never asserted when it is used with 128-bit interface GEN2 x8 core?

Solution

m_axis rx_tlast is only used for 32-bit and 64-bit interfaces only. When the core is configured with 128-bit interface, this signal is not used. Users must look at the m_axis_rx_tuser to check Start of Frame (SOF) and End of Frame (EOF) flags.

This is because in 128-bit interface, the core supports straddled packets. In straddled packets, the SOF and EOF can happen at the same clock cycle.

Revision History:

4/19/2012 - Initial Release

AR# 47341
Date Created 04/19/2012
Last Updated 09/26/2012
Status Active
Type General Article
IP
  • 7 Series Integrated Block for PCI Express (PCIe)