UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47442

14.5 - MAP: INIT property does not work for the ODDR2 primitive

Description

If the INIT parameter of the ODDR2 primitive is set to '1' in the HDL code, this parameter is not propagated after MAP and the post-MAP simulation shows an incorrect value.

Solution

ODDR2 in Sparant-6 has a generic parameter called: INIT, which sets up the initial value for the ODDR2 output.


If you initialize the output to one (INIT => '1'), in the Behavioral and post-Translate process this parameter remains correct. 

 
However, when the design is Mapped, the INIT parameter is changed to '0'.


This can be seen by examining the implementation in FPGA Editor, and checking the SRINIT_OQ property of the corresponding ODDR2.
 

This problem is fixed for ISE 14.6.
 

To work around this issue in earlier revisions, manually edit this parameter in the FPGA Editor.

 

AR# 47442
Date Created 04/25/2012
Last Updated 01/19/2015
Status Active
Type General Article
Devices
  • Spartan-6
Tools
  • ISE Design Suite - 14.5
  • ISE Design Suite - 14.4
  • ISE Design Suite - 14.3
  • More
  • ISE Design Suite - 14.2
  • ISE Design Suite - 14.1
  • Less