We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47457

13.4 PlanAhead - Device view is not drawing the Global Clock IOB Site BELs in the xc6vlx75tff781


I have a PlanAhead project targeted to an xc6vlx75tff781 device.

When I load the Synthesized Design and open the Design View and view a Global Clock IOB (e.g. % select_objects [get_sites IOB_X2Y40]; Press F9 to Fit Selection) I see that all of the BELs are missing, the PAD, the OUTBUF, and the INBUF.


This issue has been fixed in PlanAhead tool 14.1.
AR# 47457
Date Created 05/08/2012
Last Updated 05/15/2014
Status Active
Type Known Issues
  • Virtex-6 LXT
  • PlanAhead - 13.4