UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47552

Zynq-7000 AP SoC, APU - ARM MainID Registers Are Not Aliased To Debug Interface On APB

Description

Debug Registers 838 and 839 defined by the ARM Debug Architecture as the alias of the MainID register are not implemented on the APB. If the debugger, or any other external agent, tries to read the MIDR register using the alias addresses, it receives an incorrect answer (0x0), which can cause multiple types of malfunctions in the debugger.

Solution

Impact:

Minor. If the debugger, or other external agent, tries to read the MIDR register using the alias addresses, it will get a faulty answer (0x0), which can cause multiple types of malfunctions in the debugger.

Work-around:

Always access the MIDR at its original address, 0x0D00, and not at any of its alias addresses.

Configurations Affected:

Systems that use the debug interface with one or both ARM processors.

Device Revision(s) Affected: All. No plan to fix. Refer to (Xilinx Answer 47916) - Zynq-7000 AP SoC Silicon Revision Differences Answer Record.

 

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47916 Zynq-7000 AP SoC Devices - Silicon Revision Differences N/A N/A
AR# 47552
Date Created 05/24/2012
Last Updated 05/08/2013
Status Active
Type Design Advisory
Devices
  • Zynq-7000
  • Zynq-7000Q
  • XA Zynq-7000