We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47577

Zynq-7000, Quad-SPI - Controller in Linear Addressing Mode Might Hang in a Highly Loaded System


In linear mode, the Quad-SPI controller might hang when there is a high volume of memory requests. Reduce the data rate through the controller using the baud rate divisor. The potential for a hang does not appear when the device is accessed during the boot process.


Impact: Minor. Work-around affects throughput.

Work-around: Reduce the clock divider, refer to the Solution section for more information.

Configurations Affected: Systems that use the Quad-SPI memory controller in linear addressing mode outside of boot.

Device Revision(s) Affected: Refer to Zynq-7000 Device Advisory Master Answer Record

Impact Details

The boot from Quad-SPI operation is not affected by this issue. For other Quad-PSI applications operating in linear address mode, high throughput can hang the PS system. The problem could not be reproduced with a clock divider value equal to or larger than 16. The controller must be in linear addressing mode for the system hang to occur. The occurrence of this issue depends on the frequency and type of memory requests issued by the PS system.


For Linear Quad-SPI mode, the flow of data through the controller can be lowered by changing the controllers baud rate divider using bits [5:3] of the configuration register. Set the baud rate divider to 16 (Config_reg[5:3] = 011) or a larger value.

AR# 47577
Date Created 05/24/2012
Last Updated 08/08/2012
Status Active
Type Design Advisory
  • Zynq-7000