We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47578

Zynq-7000 AP SoC, DevC - PL Readback Operation of the Bitstream through the DevC Interface does not work


The PL Readback function through the DevC interface is supported only after the PL has been configured.



Minor. If a PL Readback operation is performed before the PL is configured, then the readback values are undefined. Examples of scenarios in which the readback operation is desired are SEU Detection, reading of the PL IDCODE, and partial reconfiguration.


Configure the PL before attempting PL Readback operations through the PCAP.

Configurations Affected:

Systems wanting the PS to read PL configuration registers or readback PL configuration design data through the DevC interface.

Device Revision(s) Affected:

Refer to (Xilinx Answer 47916) - Zynq-7000 AP SoC Silicon Revision Differences.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47916 Zynq-7000 AP SoC Devices - Silicon Revision Differences N/A N/A
AR# 47578
Date Created 05/25/2012
Last Updated 06/04/2013
Status Active
Type Design Advisory
  • Zynq-7000
  • XA Zynq-7000
  • Zynq-7000Q