We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 47579

Zynq-7000 AP SoC, SPI - Master mode setup timing and the SPI reference clock period


The setup timing for MI is dependent on the SPI reference clock period when operating the SPI interface in master mode. It is always equal to one reference clock period.


Trivial. Satisfying the new setup requirements guarantees not to have issues.
Work-around: As long as the reference clock values are known before designing the board and timing is met with respect to a setup equal to the period of the slowest possible reference clock, there is not going to be any issues.
Configurations Affected: Systems that use the SPI controller in master mode.
Device Revision(s) Affected: Refer to (Xilinx Answer 47916) - Zynq-7000 AP SoC Silicon Revision Differences


The SPI_REF_CLK clock frequency must be greater than the CPU_1x clock frequency.

For GES devices, the SPI_REF_CLK clock frequency must be less than or equal 125 MHz.
For Production devices, the SPI_REF_CLK clock frequency must be less than or equal 200 MHz.

Ensure that your final design meets these constraints.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47916 Zynq-7000 AP SoC Devices - Silicon Revision Differences N/A N/A
AR# 47579
Date 11/22/2013
Status Active
Type Design Advisory
  • Zynq-7000
  • XA Zynq-7000
  • Zynq-7000Q