UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
I/O buffers for MIO pins (GPIOBs) must not be programmed to use VREF (for differential HSTL receivers) if VCCO_MIO is 2.5V or 3.3V. Long term damage can occur to the I/O buffer if the following conditions are true:
GPIOBs must not be programmed as VREF for differential receivers if VCCO_MIO is 2.5V or 3.3V.
AR# 47589 | |
---|---|
Date | 06/05/2013 |
Status | Active |
Type | General Article |
Devices |
|