UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47614

Virtex-7 FPGA Gen3 Integrated Block for PCI Express v1.1 (ISE 14.1 / Vivado 2012.1) - Example Design Legacy Endpoint Configuration Support

Description

Version Found: v1.1
Version Resolved and other Known Issues: See (Xilinx Answer 47441)

Legacy Endpoint Configuration is not supported in the example design.

Solution

Legacy Endpoint Configuration can be selected during the core generation. The PIO Example Design does not support I/O transactions generated by the Example Testbench. This is a known issue and will be fixed in a future release of the core.

Note: "Version Found" refers to the version the problem was first discovered. The problem may also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
05/08/2012 - Initial release

Linked Answer Records

Master Answer Records

AR# 47614
Date Created 06/28/2012
Last Updated 01/21/2013
Status Active
Type Known Issues
IP
  • Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)