UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47650

AXI Central Direct Memory Access (CDMA) - Release Notes and Known Issues

Description

This Release Notes and Known Issues Answer Record for AXI CDMA contains the following information:

  • General Information
  • New Features
  • Resolved Issues
  • Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide (XTP025).

Solution

General Information

New Features

Description

Version

Core version rolled from v3_03_a to v3_04_a

Upgraded to axi_datamover_v4_02_a

Upgraded to axi_sg_v4_03_a helper core

Reduced logic resources

3.04a

3.04a

3.04a

3.04 a

Core version rolled from v3_02_a to v3_03_a

3.03.a

Upgraded to axi_datamover_v4_00_a

3.03.a

Upgraded to axi_sg_v4_00_a helper core

3.03.a

Introduced Keyhole feature for Read/write

3.03.a

Resolved Issues

Description

Version

N/A

3.04a

N/A

3.03.a

Known Issues

Description

Version

Max burst length has to be set to 16 for Keyhole Operation

3.03.a

This table correlates the core version to the first ISE software release version in which it was included.

Core Version

ISE Software Version

3.04a

14.4

3.03.a

14.1

AR# 47650
Date Created 05/02/2012
Last Updated 01/07/2013
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-6 CXT
  • More
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-6Q
  • Virtex-6QL
  • Virtex-7
  • Zynq-7000
  • Less
Tools
  • ISE Design Suite - 14.4
  • PlanAhead - 14.4
  • Vivado - 2012.4
IP
  • AXI Central DMA Controller