We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47665

LogiCORE IP Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 (ISE 14.1) - Timing errors might be seen with example design if targeting a Spartan-6 device


If targeting Spartan-6 devices with the Ethernet 1000BASE-X PCS/PMA or SGMII v11.3 in ISE 14.1 software, timing errors similar to the following might be seen when implementing the example design:

"Timing constraint: ts_tx_clk = PERIOD TIMEGRP "tx_logic" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

3809 paths analyzed, 1863 endpoints analyzed, 49 failing endpoints
49 timing errors detected. (49 setup errors, 0 hold errors, 0 component switching limit errors)
Minimum period is 10.057ns."


These timing errors are currently under investigation. If you encounter timing errors, please open a WebCase with Xilinx Technical Support to explore solutions.
AR# 47665
Date Created 05/01/2012
Last Updated 12/15/2012
Status Active
Type General Article
  • ISE Design Suite - 14.1
  • Ethernet 1000BASE-X PCS/PMA or SGMII