UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47745

PlanAhead - How can I write out a list of the source files?

Description

How can I write out a list of the source files (Verilog, VHDL, netlist, etc.) from the PlanAhead tool?

Solution

You can use:

% get_files

If you want specific types, then use:

% get_files -filter {FILE_TYPE == Verilog}

If you really want to know what are the source files in your Source Set, then use:

% get_files -of_objects [get_filesets sources_1]
AR# 47745
Date Created 05/07/2012
Last Updated 12/15/2012
Status Active
Type General Article
Tools
  • PlanAhead - 13.1