UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 478

5.0 PPR - How to use the timespec 'ignore' property

Description

Keywords: ppr, ignore, timespecs, ts

Solution




PROGRAM: PPR

VERSION: 5.0

PLATFORM(s): All

SHORT DESCRIPTION:

How to use timespec ignore

LONG DESCRIPTION:

There has been some confusion as to how to properly use timespec ignore in
XACT-Performance 5.0 and above. Page 1-82 of the XACT Reference Guide I
(April 1994) states:

You can use IGNORE to disable any paths that you do not need to
control by using the following syntax within the TIMESPEC primitive:

TSid=IGNORE

Attaching this TS flag to a net or load pin causes PPR to ignore any
paths that include the net or load pin.

Note that the TSid=IGNORE is attached to the TIMESPEC primitive and NOT to
the net or pin whose path you wish to ignore. The net or pin instead
receives the TSid attribute WITHOUT an IGNORE value. (On schematic editors
that require an attribute value, you typically attach TSid=TSid.) The
phrase "TS flag" in the second paragraph above refers ONLY to TSid and NOT
to TSid=IGNORE.


AR# 478
Date Created 08/31/2007
Last Updated 03/22/2000
Status Archive
Type ??????