We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47907

7 Series Integrated Block for PCI Express v1.5 (Vivado 2012.1) - VHDL Root Port Configuration Support


Version Found: v1.4
Version Resolved and other Known Issues: See (Xilinx Answer 40469)

The 7 series Integrated Block for PCI Express v1.5 core supports Root Port configuration but with certain limitation as listed below:

  • Verilog RootPortConfiguration - Both Implementation and Simulation supported
  • VHDL Root Port Configuration - Only Simulation is supported in this release


This is a known issue to be fixed in the next release of the core.

NOTE: "Version Found" refers to the version the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
05/14/2012 - Initial release

Linked Answer Records

Master Answer Records

AR# 47907
Date Created 05/15/2012
Last Updated 07/23/2012
Status Active
Type Known Issues
  • Vivado - 2012.1