We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47966

Spartan-6: Does the bitstream file size vary with changes in logic?


For Spartan-6 devices, does the bitstream file size vary with changes in logic?


Yes, Bitstream file size can change small amounts based on the block RAM usage.

The bitstream update in ISE software v13.2 or later results in a small increase in bitstream size that depends on the quantity and location of the 9 Kb block RAM in the design (<1% increase).

This behavior only applies to the 9 Kb block RAM as the 18 Kb block RAM (RAMB16BWER) supports content initialization in current as well as previous ISE software versions.

Please refer to UG380, Bitstream overview and UG383 9Kb Block RAM initialization values for more information.

This also affects the .bin file.

This is because the .bit file can change sizes, and the .bin file is just the .bit file minus the header.  

With the 9Kb block RAM issue, the actual bit file changes, not just the header info. 

As a result the .bin is also expected to change.

Please see also (Xilinx Answer 39999)



Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
39999 Design Advisory for Spartan-6 FPGA - 9K Block RAM Initialization Support N/A N/A
AR# 47966
Date Created 05/17/2012
Last Updated 08/15/2014
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT