UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 47975

7 Series GTP Transceivers - BUFG/BUFH must be used between TX/RXOUTCLK and MMCM/PLL

Description

The 7 Series FPGAs GTP Transceivers User Guide (UG482) v1.1.1 incorrectly states that BUFR can be used between TXOUTCLK/RXOUTCLK and MMCM or PLL in the larger Artix-7 devices XC7A200T and XC7A350T.

Solution

BUFG, or BUFH, with certain limitations, must be used between TXOUTCLK/RXOUTCLK and MMCM or PLL in all Artix-7 devices. For details about placement constraints and restrictions on clocking resources (MMCM, BUFR, BUFH, BUFG, etc.), refer to UG472, 7 Series FPGAs Clocking Resources User Guide.

The incorrect information about BUFR usage is fixed in the next revision of the user guide, v1.2.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47852 7 Series FPGAs GTP Transceivers - Known Issues and Answer Record List N/A N/A
AR# 47975
Date Created 05/22/2012
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Artix-7