We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4856

LogiCORE PCI - How does the target core behave when the first data phase requires more than 16 clocks?


General Description:

How does the target Core behave in the event that the back-end user application logic is not able to use the "S_READY" signal for the first data phase of a PCI transaction of more than 16 clocks? Does it initiate a target termination sequence on the PCI bus?


The Xilinx core does not automatically terminate the transfer if the back-end application does not assert S_READY within 16 clocks. This gives users much more flexibility.

However, delaying the S_READY signal for a greater amount of time is a violation of the PCI specification. However, for some closed (embedded) systems, this may not be relevant.

AR# 4856
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article