UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 4969

F1.5 Express/VHDL: multiple architectures for a single entity is not supported

Description

Keywords: VHDL, Express, architecture, entity, configuration, synthesis

Urgency: Standard

General Description
FPGA Express does not support the use of a configuration statement within a
VHDL file to select between multiple architectures for a single entity. Only
one architecture may be linked to a particular entity declaration.

Solution

If multiple entities exist for a single architecture, Express will synthesize
the last one available, regardless of the configuration statement.
AR# 4969
Date Created 08/31/2007
Last Updated 04/27/2007
Status Archive
Type General Article