UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50110

Virtex-7 FPGA VC707 - Master UCF (Rev 1.0) I/O Standard for USER_CLOCK Differential Pair

Description

The Virtex-7 FPGA VC707 Master UCF file includes IOSTANDARDs for all FPGA pins.

This Master UCF defines the pins connected to the Si570 oscillator on the board (AK34 and AL34) as LVCMOS18.

However, the output from the Si570 oscillator is a 3.3V differential LVDS signal.

Why are AK34 and AL34 not defined as such in the VC707 Master UCF (Rev 1.0)?

Solution

The Master UCF is generated with generic IOSTANDARDs initially.

It is then updated with the correct IOSTANDARDs associated with particular pins.

The Master UCF file is not associated with any bitstream, but rather a reference to check what IOSTANDARDs certain pins should be constrained to.

It provides a template for designs targeting the VC707 board.

AK34 and AL34 are USER_CLOCK_P and USER_CLOCK_N respectively.

They receive a differential clock signal from the Si570 oscillator on the VC707, and so should be constrained as LVDS pins.

In the VC707 Master UCF file (Rev 1.0),  referenced in UG885 (v1.0) VC707 Evaluation Board for the Virtex-7 FPGA User Guide, Appendix D, AK34 and AL34 are listed as LVCMOS18 pins.

This is an error in the Master UCF file - the default for these pins on the board should be LVDS.

This has been fixed in VC707 Master UCF (Rev 2.0) and has been fixed in UG885 (v1.1).

Using the Si570 Programming Design Files for the VC707 sets AK34 and AL34 correctly as LVDS in the UCF file. 

For designs where the Si570 is used to provide a differential clock to the FPGA, you will need to ensure that your UCF reflects the correct IOSTANDARD of LVDS for AK34 and AL34.

Linked Answer Records

Master Answer Records

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
50110 Virtex-7 FPGA VC707 - Master UCF (Rev 1.0) I/O Standard for USER_CLOCK Differential Pair N/A N/A
AR# 50110
Date Created 06/08/2012
Last Updated 10/01/2014
Status Active
Type General Article
Devices
  • Virtex-7
Boards & Kits
  • Virtex-7 FPGA VC707 Evaluation Kit