UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5021

JTAG - Is a bitstream generated for JTAG configuration the same as a bitstream for other configuration modes?

Description

Is a bitstream generated for JTAG configuration the same as a bitstream for other configuration modes, such as SelectMap or Master Serial?

Solution

The XC4000E, XC4000EX, and XC5200 can all be configured through the TAP. The configuration process is virtually identical to the non-JTAG/BOUNDARY Scan configuration process, except the interface to the FPGA is done through the TAP.

The ".bit" file or ".rbt" file can be used to configure the XC4000E, XC4000EX, and XC5200, via the JTAG TAP, without any special modifications.

For the Virtex device and its derivatives, care should be taken for the "startupclk" option in BitGen.

Generally, startup clock is specified to be JTAGCLK for BSCAN configuration and CCLK for Serial or SelectMap configuration. For more information, please refer to the user guide.

http://www.xilinx.com/support/documentation/index.htm

AR# 5021
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article