We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50247

13.4 BitGen - ERROR:PhysDesignRules:10 - The network is completely unrouted.


I have one dangling output which is locked to one site.

BitGen is reporting the following errors:

ERROR:PhysDesignRules:368 - The signal <redun_OBUF> is incomplete. The signal is not driven by any source pin in the design.
ERROR:PhysDesignRules:10 - The network <redun_OBUF> is completely unrouted.

ERROR:Bitgen:25 - DRC detected 2 errors and 16 warnings.  Please see the previously displayed individual error or warning messages for more details.


The output "redun" is dangling. 

To resolve the issue, either remove the LOC constraints of the output or assign a value to the output.

AR# 50247
Date Created 05/30/2012
Last Updated 09/22/2014
Status Active
Type General Article
  • FPGA Device Families