UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50338

14.2 Core Generator - IP cores generation gives: WARNING:sim - Component does not have a valid model name for VHDL/Verilog synthesis

Description

During the generation of an IP core in CORE Generator, a warning similar to the following is reported depending on the HDL language selected.

WARNING:sim - Component fifo_generator_v9_1 does not have a valid model name for VHDL synthesis

or

WARNING:sim - Component fifo_generator_v9_1 does not have a valid model name for Verilog synthesis

Why does this occur?

The IP core appears to work correctly. Can the warning be ignored?

Solution

This warning can be ignored. The CORE Generator is not properly reconciling the top level name when checking the existence of the synthesis sources.

The issue has been resolved in ISE DesignSuite 14.3

AR# 50338
Date Created 12/14/2012
Last Updated 12/14/2012
Status Active
Type Known Issues
Tools
  • ISE Design Suite - 14.1
  • ISE Design Suite - 14.2