UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50397

LogiCORE IP XAUI v10.3, 7 Series GT Transceivers - The core fails to achieve alignment after link partner is reset or a cable re-plug

Description

When targeting GTX or GTH 7 series Transceivers, the XAUI Core might fail to link up after the link partner is reset or there is a cable re-plug.

In this case, synchronization is achieved on all four lanes, but align_status remains low.

An update is needed to the channel bond monitor block inputs to ensure that a reset is issued if channel bonding is not successful.

Solution

In the 7-Series Block file change the following:

Verilog

Change:

.CHANBOND_DONE (chanbond_done),

To:

.CHANBOND_DONE (align_status_i),

VHDL:

Change:

CHANBOND_DONE => chanbond_done,

To:

CHANBOND_DONE => align_status_i,

AR# 50397
Date Created 07/10/2012
Last Updated 11/06/2014
Status Active
Type General Article
IP
  • XAUI