We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5053

A1.5/F1.5 Map - Map drops connection internal to CLB corrupting logic


A case has been seen where map incorrectly configures a CLB where a LUT drives the D inputs of both
flops. One of the flop connections is dropped and the flop is left undriven.



Work around is to BLKNM the flops to different CLBs:
INST "interface_cfg_out_reg<8>" BLKNM = "FOO" ;
INST "interface_cfg_out_reg<9>" BLKNM = "BAR" ;


A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htm
AR# 5053
Date Created 11/16/1998
Last Updated 04/19/2000
Status Archive
Type General Article