We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50634

AXI Bridge for PCI Express - Memory Write to address 0x0000_0000 is treated as an MSI Request in Gen1X8 and Gen2X4 Endpoint configuration


Version Found: v1.03a
Version Resolved and other Known Issues: see (Xilinx Answer 44969)

If I attempt to perform a write (Memory Write) to address 0x0000_0000, the request is mistaken as an MSI request. The core should never look for a MSI request when in Endpoint configuration.


This is a known issue that is scheduled to be fixed in theISE 14.3release of the core.

To work around the problem, you can add the following expression into the axi_enhanced_rx_demux module where pkt_addr == msi_address && pkt_typr[4] == 1'b 0:


Modified code:

if(pkt_addr == msi_address && pkt_typr[4] == 1'b 0 && C_ROOT_PORT == TRUE) begin

Revision History
7/25/2012 - Initial release

NOTE: The "Version Found" column lists the version in which the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 50634
Date Created 07/24/2012
Last Updated 10/23/2012
Status Active
Type Known Issues
  • AXI PCI Express (PCIe)