We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50699

MIG 7 Series - VCC_AUX can be set incorrectly in certain multi-controller configurations


Version Found: v1.5
Version Resolved and other Known Issues: See (Xilinx Answer 45195).

The MIG 7 Series GUI can incorrectly set the default VCC_AUX for different controllers within the same VCC_AUX region. 

For example:

1 DDR3 and 1 QDRII+ controller.

Controller 0 is placed in Bank 35 and uses a VCC_AUX=2.0V by default.
Controller 1 is placed at Bank 33 and uses a VCC_AUX=1.8V by default.


When this situation occurs, the MIG GUI will prevent the user from proceeding to the next step in the IP generation flow.

Xilinx recommends upgrading to the latest version of MIG to work around the problem.

It is possible to generate each controller individually and then combine them into your own top-level wrapper.

AR# 50699
Date Created 07/11/2012
Last Updated 08/13/2014
Status Active
Type Known Issues
  • Virtex-7
  • Kintex-7
  • MIG 7 Series