We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50792

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.3 - 7 Series Devices - Updates needed to Initialization logic


A number of initialization updates are needed for the Ten Gigabit Ethernet PCS/PMA v2.3 core when targeting 7 series devices.  

To get these updates, update to the Ten Gigabit Ethernet PCS/PMA v2.4 core available in ISE 14.2/Vivado 2012.2 Design Suites.


Below is a list of initialization updates added to the v2.4 core:

  • In Simulation, FEC block slipcount register does not get initialized
  • Block-level HDL wrapper logic update needed to remove reset deadlock when cable is pulled
  • In Simulation, core_status[0] not initialized to 0
  • PCS Reset was resetting the FEC error counters, should be PMA Reset
  • Need to switch GT to LPM mode during AN phase
  • Updated example design with latest 14.2 GTX/GTH attributes
  • Block-level HDL wrapper logic update needed to delay on RXUSRRDY to allow RXCDR to lock
  • Update to add a free-running counter to AN block for initializing the Nonce generator
AR# 50792
Date Created 07/12/2012
Last Updated 11/06/2014
Status Active
Type General Article
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA