We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50808

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.4 - Updates needed to reset/initialization logic for cable pull/ RX data input not present


When targeting 7 series FPGAs with the Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.4 core, updates are needed to the reset/initialization logic for the core and GT, if the core will be operating under the following conditions:

A system where there could be a cable unplug, a link partner reset, or another cause for no RX data to be present at the serial input to the GT.


The updated reset/initialization logic is currently being tested and this answer record will be updated once it is available. 

To check on the status, please open a WebCase with Xilinx Technical Support: http://www.xilinx.com/support/clearexpress/websupport.htm

AR# 50808
Date Created 07/17/2012
Last Updated 11/06/2014
Status Active
Type General Article
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA