We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50810

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v2.4, Vivado - Timing failures might occur in certain cases


Timing failures might occur in certain cases if using the Ten Gigabit Ethernet PCS/PMA v2.4 in the Vivado 2012.2 tool for 7 series FPGAs.


To work around the errors, copy the following commands to the Tcl console before running synthesis or implementation in the Vivado tool:

set_param place.useMultiCornerTimerwithCommonNode 1
set_param place.useMultiCornerTimer4PathOpt 1
set_param place.enableExtraDelayPenalty 1

AR# 50810
Date Created 07/16/2012
Last Updated 08/09/2012
Status Active
Type 14;#
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA