UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50912

14.x PlanAhead - MaxSkew timing violation is not highlighted red in Timing Checks display

Description

In the timing window of PlanAhead tool, if there are any timing violations the item is highlighted in red color. However, the timing window is only highlighting setup and hold violations (i.e., in red color).

Please see the screenshots in the Solution section for an example.

Solution

1.png
1.png

In above screenshots, you can see that MAXSKEW is not highlighted, though the constraint has violations.

The numbers associated with the failing constraint are correct and the failing constraint is correctly highlighted, but the constraint category (MAXSKEW) is not highlighted.

This highlighting issue has been fixed in the Vivado Integrated Design Environment.

AR# 50912
Date Created 12/14/2012
Last Updated 11/01/2013
Status Active
Type Known Issues
Devices
  • FPGA Device Families
Tools
  • PlanAhead - 14