UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 50942

SPI-4.2 v12.2 - Release Notes and Known Issues for 2012.2 release

Description

This Release Notes and Known Issues Answer Record is for the SPI-4.2 (POS-PHY L4) v12.2 Core for 2012.2 release, and contains the following information:
  • New Features
  • Supported Devices
  • Resolved Issues
  • General Information
  • Known Issues

For installation instructions, general CORE Generator software known issues, and design tools requirements, see the IP Release Notes Guide at:
http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf


Solution

New Features
  • Vivado 2012.2 software support
Supported Devices
  • Virtex-7, Virtex-7 HT/XT and Kintex-7FPGA
Resolved Issues
  • XDC Timing assertions need to be updated to avoid slack violations onMAX delay constraints. The XDC file has been updated.
    • CR 655763
  • When running implementation on the SPI-4.2 IP example design, you get an ERROR: [Place-497] Placer failed with error: 'IO Clock Placer failed'. The issue has been fixed.
    • CR 654538
Limitations
  • The IP does not support behavioral simulation with the Vivado Simulator in 2012.2. To work around this issue, use the structural simulation flow documented in (Xilinx Answer 50908).

Linked Answer Records

Associated Answer Records

AR# 50942
Date Created 07/31/2012
Last Updated 10/17/2012
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Virtex-7
IP
  • SPI-4 Phase 2 Interface Solutions