UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
UG850, ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide, (v1.0), states that the LPC connections of the two FMC headers on the ZC702 implement a subset of 160-pin LPC connector connectivity.
Can the 34 differential user-defined pairs (34 LA pairs, LA00 - LA33) be used as single-ended user-defined signals?
The 34 differential user-defined pairs (34 LA pairs, LA00 - LA33) connected between the J3 and J4 headers and the XC7Z020 EPP on the ZC702 can be used as single-ended user-defined signals.
UG850, ZC702 Evaluation Board for the Zynq-7000 XC7Z020 All Programmable SoC User Guide, (v1.1), includes this information.
AR# 50949 | |
---|---|
Date | 11/13/2017 |
Status | Active |
Type | General Article |
Boards & Kits |
|