UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 51123

Zynq-7000 AP SoC, PL - Single Event Upset (SEU) Detection and Correction

Description

SEU Readback enabled by POST_CRC=ENABLE is not supported.

Solution

Impact: Minor. Does not impact FPGA design functionality.
Work-around: None.
Configurations Affected: All.
Device Revision(s) Affected: Refer to (Xilinx Answer 47916) - Zynq-7000 Design Advisory Master Answer Record.
AR# 51123
Date Created 10/25/2012
Last Updated 10/25/2012
Status Active
Type Design Advisory
Devices
  • Zynq-7000