SEU Readback enabled by POST_CRC=ENABLE is not supported.
| Impact: | Minor. Does not impact FPGA design functionality. |
| Work-around: | None. |
| Configurations Affected: | All. |
| Device Revision(s) Affected: | Refer to (Xilinx Answer 47916) - Zynq-7000 Design Advisory Master Answer Record. |